Area-time optimal adder design
نویسندگان
چکیده
منابع مشابه
Area-time optimal adder with relative placement generator
Aamir A. Farooqui , Vojin G. Oklobdzija , Sadiq M. Sait Synopsys Inc. Synopsys Module Compiler 700 Middlefield Road, Mountain View CA 94043 USA [email protected] ACSEL Laboratory Electrical Engineering Dept. University of California Davis, CA 95616 USA [email protected] 3 Department of Computer Engineering KFUPM Box 673 King Fahd University of Petroleum & Minerals Dhahran-31261, Saudi Ar...
متن کاملOptimal Design of a Reversible Full Adder
Classical computing machines using irreversible logic gates unavoidably generate heat. This is due to the fact that each loss of one bit of information is accompanied by an increase of the environment’s entropy by an amount k log(2), where k is Boltzmann’s constant. In turn this means that an amount of thermal energy equal to kT log(2) is transferred to the environment, having a temperature T. ...
متن کاملDesign of Area and Power Efficient Modified Carry Select Adder
Adders are one of the widely used digital components in digital integrated circuit design. The Carry Select Adder (CSA) provides a good compromise between cost and performance in carry propagation adder design. However, conventional CSA is still area-consuming due to the dual ripple carry adder (RCA) structure. In this paper, modification is done at gate-level to reduce area and power consumpti...
متن کاملDesign of Optimal Carry Skip Adder and Carry Skip BCD Adder using Reversible Logic Gates
Reversible logic circuits have the ability to produce zero power dissipation which has found its importance in quantum computing, optical computing and low power digital circuits. The study presents improved and efficient reversible logic circuits for carry skip adder and carry skip BCD adder. The performance of the proposed architecture is better than the existing works in terms of gate count,...
متن کاملFPGA-based New Hybrid Adder Design with the Optimal
This paper presents FPGA-based design of hybrid adder with the optimal bit-width configuration(out of alarge number of possible configurations) of each of the sub-adders constitute the proposed hybrid adder using a high level automated methodology. Algebraicoptimization model for the hybrid adderis built to produce the best choice of types and bitwidths of the sub-adders. In context of this wor...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Computers
سال: 1990
ISSN: 0018-9340
DOI: 10.1109/12.53579